| Job Posting Status: | Approved |
| Internal Status | Not Set |
Organization
| Organization Name | AMD (Advanced Micro Devices, Inc.) |
JOB POSTING INFORMATION
| Position Type: | Professional Experience Year Co-op (PEY Co-op: 12-16 months) | ||||
| Job Title: | SOC DFX Design/RTL Integration Engineer Co-op (16 months) | ||||
| Job Location: | Markham, Canada | ||||
| Job Location Type: | This is a hybrid role (remote & in-office) as the hiring team will require the student to come to the Markham office approximately 2-3 days a week. | ||||
| If working on site, can you provide a copy of your COVID-19 safety protocols?: | Yes | ||||
| Number of Positions: | 1 | ||||
| Salary: | $65000.00 hourly for 37.5 hours per week | ||||
| Start Date: | 05/06/2024 | ||||
| End Date: | 08/29/2025 | ||||
| Job Function: | Engineering | ||||
| Job Description: |
Job Description Overview WHAT YOU DO AT AMD CHANGES EVERYTHING We care deeply about transforming lives with AMD technology to enrich our industry, our communities, and the world. Our mission is to build great products that accelerate next-generation computing experiences - the building blocks for the data center, artificial intelligence, PCs, gaming and embedded. Underpinning our mission is the AMD culture. We push the limits of innovation to solve the world's most important challenges. We strive for execution excellence while being direct, humble, collaborative, and inclusive of diverse perspectives. AMD together we advance_ Responsibilities As a Co-op student, you can make an immediate contribution to AMD's next generation of technology innovations. We have a dynamic, high-energy work environment, filled with expert employees, and unique opportunities for developing your career. You will have the opportunity to connect with AMD leaders, receive one-on-one mentorship, attend amazing networking events, and much more. With AMD, you can get hands-on experience that will give you a competitive edge in the workforce. Location: Markham, Canada This is a hybrid role (remote & in-office) as the hiring team will require the student to come to the Markham office approximately 2-3 days a week. Program Term: 16-month position from May 6, 2024 - August 29, 2025 The Department As part of the SOC (System-On-Chip) DFX team, you will be involved in design, integration, verification & timing analysis for state-of-the-art design-for-test and design-for-debug features in complex AMD products. You will have the opportunity to be involved in all stages of the project execution from high-level definition and test plan review, through design, verification, and emulation of those features until deliveries to PEO (product engineering organization) and debug on ATE (automated test equipment) The Role The SOC DFX Design/RTL Integration Engineer Co-op, will work in the SoC (System-on-Chip) DFX Design Verification team in Radeon Technology Group. We design and verify DFT (Design-For-Test) and DFD (Design-For-Debug) structures What you'll be doing Develop RTL and integrate internal/external RTL logic into SoC (System-On-Chip) Maintain scripts for large scale design automation Use automation to generate DFX RTL blocks and perform large scale connectivity Write and review design verification test plans for complex ASIC DFX features Develop verification infrastructure, test bench components, and test cases Drive performance verification on all DFT and DFD structures\ What you'll learn Exposure to complex ASIC design flows and DFT/DFD techniques Verification of multiple protocols and display port Increase knowledge of UVM and OVM verification methodologies Team work Problem-Solving |
||||
| Job Requirements: |
Key Qualifications 3rd year student pursuing a bachelor's degree in Computer Engineering, Electrical Engineering, Software Engineering, or a related discipline Must be returning to school following the internship Problem-solving and analytical stills Verbal and written communication skills Preferred Qualifications Familiarity with ASIC design flow Knowledge of Verilog, C/C++ and scripting languages Experience with Perl, Python, and TCL Hands-on experience on ASIC DFT design and verification |
||||
| Preferred Disciplines: |
|
||||
| Targeted Co-op Programs: |
|
APPLICATION INFORMATION
| Application Deadline: | January 26, 2024 11:59 PM |
| Application Method: |
Access through corporate website / e-mail / applicant tracking system
https://careers.amd.com/careers-home/jobs/35697?lang=en-us |
ORGANIZATION INFORMATION
| Organization: | AMD (Advanced Micro Devices, Inc.) |
| Division: | University Relations |
| Website: | amd.com |
ADDITIONAL INFORMATION
| Length of Workterm: | FIXED PEY Co-op: 16 months |
TAGS
NEW
Deadline in 16 day(s)
Viewed